



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

JD Hanson
#5 3-2-99
4/27/99
FD/Statement

In re application of:
Mailloux, et al.

Serial No.: 08/984,560

Filed: December 3, 1997

For: BURST/PIPELINED EDO MEMORY DEVICE

§
§ Group Art Unit: 2751
§
§ Examiner: Kim, H.
§
§ Atty. Docket: 95-0653.01
§
§
§
§

RECEIVED

MAR 02 1999

Group 2700

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

Certificate of Mailing (37 C.F.R. § 1.8)

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail, postage prepaid, in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231, on the date below:

2/23/99 Peggy Lloyd-Foster
Date Signature

In compliance with the duty of disclosure under 37 C.F.R. § 1.56, Applicant[s] respectfully request[s] that this Information Disclosure Statement be entered and that the references listed on the attached Form PTO-1449 be considered by the Examiner and made of record. As the references are cumulative from the parent, copies of the listed references are not enclosed.

In accordance with 37 C.F.R. § 1.97(b), this Information Disclosure Statement is not to be construed as a representation that a search has been made or that no other possible material information as defined in 37 C.F.R. § 1.56(a) exists.

The following references are submitted for the Examiner's review:

U.S. Patents

<u>U.S. Patent No.</u>	<u>Issue Date</u>	<u>Inventor</u>
5,357,469	10/94	Sommer et al.
5,268,865	12/93	Takasugi
4,618,947	10/86	Tran et al.
5,267,200	11/93	Tobita
4,344,156	08/82	Eaton et al.
4,707,811	11/87	Takemae et al.
4,649,522	03/87	Kirsch
4,603,403	07/86	Toda

4,567,579	01/86	Patel et al.
4,484,308	11/84	Lewandowski et al.
4,875,192	10/89	Matsumoto
4,685,089	08/87	Patel et al.
4,562,555	12/85	Ouchi et al.
4,575,825	03/86	Ozaki et al.
4,788,667	11/88	Nakano
5,392,239	02/95	Margulis et al.
5,379,261	01/95	Jones, Jr.
5,126,975	06/92	Handy et al.
5,331,593	07/94	Merritt
5,331,471	05/90	Matsumoto
5,526,320	06/96	Zagar et al.
5,268,865	12/93	Takasugi
5,319,759	06/94	Chan
5,327,390	07/94	Takasugi
5,426,606	06/95	Takai
5,682,354	10/97	Manning
5,640,364	06/97	Merritt et al.
5,729,504	12/95	Cowles
5,661,695	08/97	Zagar et al.
5,305,284	04/94	Iwase
5,325,330	06/94	Morgan
5,325,502	06/94	McLaury
5,373,227	12/94	Keeth
5,410,670	04/95	Hansen et al.
5,349,566	09/94	Merritt et al.
5,668,773	09/97	Zagar et al.
4,870,622	09/89	Aria et al.
5,058,066	10/91	Yu
5,280,594	01/94	Young et al.
5,652,724	07/97	Manning
5,457,659	10/95	Schaefer
5,452,261	09/95	Chung et al.
5,610,864	03/97	Manning
5,146,582	09/92	Johnson et al.
4,851,990	07/89	Johnson et al.
4,519,028	05/85	Olsen et al.
5,175,835	12/92	Beighe et al.
5,369,622	11/94	McLaury
5,568,445	10/96	Park et al.

Other References

Rossini, Pentium, PCI-ISA, Chip Set" Symphony Laboratories, entire book.

Micron Technology, Inc., "1995 DRAM Data Book" pp. 4-1 thru 4-42, 12/95

Samsung Electronics, "Samsung Synchronous DRAM", March 1993, pgs. 1-16

Oki Electric Ind. Co., Ltd., "Burst DRAM Function & Pinout", 2nd presentation, Item #619, September, 1994

Toshiba America Electronic Components, Inc., "Application Specific DRAM, 1994", Pgs. C-178, C-260, C218

Micron Semiconductor, Inc., "Synchronous DRAM 2 MEG x 8 SDRAM", Pgs. 2-43 through 2-83

Toshiba America Electronic Components, Inc., "4M DRAM 1991", Pgs. A-137 - A-159

Micron Semiconductor, Inc., "1994 DRAM Data Book", pgs. 2-1 to 2-6

Mosel-Vitellic V53C8257H DRAM Specification Sheet, 20 pgs.

Toshiba Corp., "Integrated Circuit Technical Data-262,144 Words x 8 Bits Multiport DRAM", TC52826TS/Z/FT/TR-1, TEN. Rev. 2.1

Micron Technology, Inc., "Burst EDO DRAM Information", pgs. 1-126, Rev. 9/95

Micron Semiconductor, Inc., "Synchronous DRAM 4 Meg x 4 SDRAM", Pgs. 2-1 to 2-2

Micron Technology, Inc., "1996 DRAM Data Book", Pgs. 1-1 to 1-52, and 4-1 to 4-42

Micron Technology, Inc., "1995 DRAM Data Book", Pgs. 3-1 to 3-37

"Hyper Page Mode DRAM", 8029 Electronic Engineering, 66, No. 813, Woolwich, London, GB, pp. 47-48, (September 1994)

Dave Bursky, "Novel I/O Options and Innovative Architectures Let DRAMs Achieve SRAM

Performance; Fast DRAMS can be swapped for SRAM Caches", Electronic Design, Vol. 41, No. 15, Cleveland, Ohio, pp. 55-67, (July 22, 1993)

Shiva P. Gowni, et al., "A 9NS, 32K X 9, BICMOS TTL Synchronous Cache RAM With Burst Mode

Access", IEEE, Cusom Integrated Circuits Conference, pp. 781-786, (March 3, 1992)
S3 Incorporated, "S3 Burst Mode DRAM", 6/93, 2 pages

Electronic News "Mitsubishi Samples 16M Synch DRAM", 10/25/93, pgs. 3-4

"DRAM 1 Meg X 4 DRAM 5BEDO Page Mode", , 1995 DRAM Data Book, pp.1-1 thru 1-30, (Micron Technology, Inc.)

NEC "Command Truth Table" March 15, 1993

Samsung Electronics "KM48SV2000 Preliminary CMOS SDRAM" Rev.1(Mar, 1993), pgs. 7-8

Related Co-pending Applications

PCT Patent Application No. PCT/US95/16656, filed 12/21/1995, entitled: Burst Edo Memory Device

Address Counter.

PCT Patent Application No. PCT/US95/16984 , filed 12/22/1995, entitled: Burst Edo Memory Device.

As this information is being submitted within three months of the date of filing of the application, Applicant understands that no fee or certification is required for the submission and consideration of this information at this time.

If there are any matters which may be resolved or clarified through telephone interview, the Examiner is respectfully requested to contact Applicant's undersigned attorney at the number indicated.


* * * *

A Form PTO-1449 is enclosed herewith.

Date:

2-22-99

Respectfully submitted,



W. Eric Webstad
Reg. No. 35,406
Micron Technology, Inc.
8000 S. Federal Way
Boise, ID 83706-9632
(208) 368-4792